Design Verification Engineer with Formality Tool
Swedium Global Services AB / Datajobb / Stockholm
Observera att sista ansökningsdag har passerat.
Visa alla datajobb i Stockholm,
Solna,
Lidingö,
Sundbyberg,
Danderyd eller i
hela Sverige Visa alla jobb hos Swedium Global Services AB i Stockholm,
Solna eller i
hela Sverige Required Skills and Experience
Experience in ASIC, SoC or FPGA logic design
At least 6 years of related experience
Excellent knowledge on Formality tool
STA
Eroven expertise in logic equivalent checking gates-to-gates, gates to power-aware gates using Formality.
Knowledge of Verilog/VHDL.
Expert in logic equivalence checks using LEC RTL to Netlist, Netlist to Netlist.
Expert in low power checks Good understanding of UPF.
Expert in Synthesis with Synopsys tools Design Compiler and Design Compiler Topographical.
Perl and TCL/TK required to achieve highly automated, reproducible and fast results.
Swedium Global is looking for experienced ASIC Design Verification Engineer using Formality Tool, STA for its project in Sweden. Work location will be in Sweden itself.
Swedium Global is the growing System Engineering and Solution Company, offers services like Engineering R&D and Services to clients across the globe for onsite and offshore business model. We provide industry solutions to our customer through our dedicated development center in Bangalore (India) and Stockholm (Sweden).
www.swediumglobal.com www.swediumglobal.comPubliceringsdatum2019-01-28Så ansöker duSista dag att ansöka är 2019-03-01
FöretagSwedium Global Services AB
AdressSwedium Global Services AB
Karlaplan 10
11520 Stockholm
KontorsadressKarlaplan 10
Jobbnummer 4580055
Observera att sista ansökningsdag har passerat.