Asic Verification Engineer
Rps Softwares AB / Datajobb / Malmö
Observera att sista ansökningsdag har passerat.
Visa alla datajobb i Malmö,
Burlöv,
Lomma,
Staffanstorp,
Vellinge eller i
hela Sverige Visa alla jobb hos Rps Softwares AB i Malmö We are looking for a skilled ASIC/FPGA Verification Engineer to work on the next generation communication product design that involves high level design complexity.
Must to have key skills:
• Good command on UVM verification and System Verilog.
• Atleast 3+ years of experience within in ASIC/FPGA verification
• Experience from IP block verification, Multi clock domains, RTL within Verilog, VHDL and/or System Verilog.
• Meritorious in Test bench structuring and design, RTL design.
• Knowledge of test automation with scripting language, such as Python, TCL etc.
Key responsibilities:
• Perform IP block Verification
• Test bench development and test
• Used to work in Scrum teams.
• Good communication skills and a personal drive
• Understanding of Business Requirements and impact analysis
If you think you have the right skills and experience, send your updated profile stating the reference number via e-mail.
Epost:
careers@rpssoft.seJob Location: Skåne/Göteborg/Stockholm
Note: Application only via e-mail!
Öppen för alla
Vi fokuserar på din kompetens, inte dina övriga förutsättningar. Vi är öppna för att anpassa rollen eller arbetsplatsen efter dina behov.
Så ansöker du Sista dag att ansöka är 2024-03-09
E-post:
careers@rpssoft.se Omfattning Detta är ett heltidsjobb.
Arbetsgivare Rps Softwares AB (org.nr 556930-6383)
Jobbnummer 8456480
Observera att sista ansökningsdag har passerat.