* System verification using System Verilog /UVM* Verification Environment development from scratch using UVM/System verilog* Knowledge of communication protocols like CPRI/ADC-DAC/High-speed transceivers/Ethernet etc.* Knowledge of Verification sign off with 100 % functional coverage and code coverage with industry standard EDA tools.* Documentation of Verification specification and Verification report.