Asic Verification Engineer
Afss Consultancy Services Sweden Fil / Datajobb / Ospecificerad arbetsort
Observera att sista ansökningsdag har passerat.
Visa alla datajobb i Ospecificerad arbetsort eller i
hela Sverige Visa alla jobb hos Afss Consultancy Services Sweden Fil i Ospecificerad arbetsort The job involves IP design verification within digital ASIC & FPGA projects.
The work includes:
• Verification planning
• Verification specification
• Verification environment (creation/adaptation/maintenance).
• Verification documentation
• Test case creation
• Usage of uVC 's
• Usage of reference models (if needed)
• Constrained random testing
• Creation of Coverage matrix
• Design documentation
• Design verification (regression + development verification)
• Miscellaneous tasks in connection to the block design
• Etc.
Most of the verification uses constrained random methodology but also dedicated test-vectors and assertions are used.
A successful candidate is an experienced verification engineer with 5 or more years of IP verification experience
Verification shall be done using System Verilog/UVM.
Both written and spoken English skills are required.
Publiceringsdatum2018-12-20Så ansöker duSista dag att ansöka är 2019-01-19
FöretagAfss Consultancy Services Sweden Fil
Jobbnummer 4522416
Observera att sista ansökningsdag har passerat.