Line Manager IP Design (305447)
Ericsson AB / Datajobb / Stockholm
Observera att sista ansökningsdag har passerat.
Visa alla datajobb i Stockholm,
Solna,
Lidingö,
Sundbyberg,
Danderyd eller i
hela Sverige Visa alla jobb hos Ericsson AB i Stockholm,
Sundbyberg,
Sigtuna,
Gävle,
Örebro eller i
hela Sverige Job Summary:
We are recruiting a Manager for a newly formed ASIC and IP Design Department in PDU Compute and Digital Silicon in Kista, Sweden.
The Digital ASIC and FPGA sector delivers ASIC and FPGA solutions to PDU Radio and PDU Compute and Digital Silicon for Baseband, Street Macro and Radio devices. We want to enhance the management capacity in the Kista ASIC and IP Design Department.
This Department consists of approximately 120 R&D professionals divided in two IP Design sections (1-2), a virtual development platform section, an ASIC backend and integration section and an ASIC top level verification section. We are now looking for a section line manager for IP design section 2. The teams work as an integral part of Ericsson's global digital ASIC/FPGA development muscle consisting of approximately 600 R&D professionals in total.
You, as section leader for IP Design 2, are expected to teach, coach, challenge and develop individuals and cross functional scrum teams, and foster an innovative and learning culture. You are also responsible for developing and executing team strategies and plans based on the overall goals and strategies of the Kista ASIC and IP Design Department, and the Digital ASIC and FPGA sector. You will focus on the whole flow from idea generation to product, and continuously improve and evolve the ways of working.
Also as a section leader, you will be expected to act as a supporting manager of IP programs to help coordinate the local cross functional teams, and provide additional support to ensure programs are executing to schedule, scope, and meeting their project expectations.
Furthermore, you are expected to:
Strategically evolve the ASIC development operations by participating in the Kista ASIC and IP Design Department leadership team and closely co-operate within the global Digital ASIC and FPGA sector leadership team and stakeholders
Be part of fostering a motivating, customer oriented, and challenging work environment
Contribute to drive internal efficiency, cost effectiveness via new- or alignment of existing ways of working
Identify and drive opportunities to improve through sound change management techniques
Drive Lean WoW implementation in your unit
Actively and proactively support ongoing projects and participate in Digital ASIC and FPGA reference groups meetings
You will be part of the digital ASIC/FPGA leadership team and support the Kista ASIC and IP Design Department head to ensure good cross-sector cooperation and growth in the digital ASIC/FPGA area
The person in this position will report to the Department Head of Digital ASIC and IP Design based in Kista, Sweden.
Education Requirements
Technical education at a university level is required. M.Sc. in Electrical Engineering or Engineering Physics or similar and well documented leadership skills are required
Required competence/experience
You are analytical, structural and result oriented. You will find creative solutions when lacking information and act outside your formal area of responsibility when needed
Has a genuine interest in digital ASIC/FPGA technology
Several years of experience within R&D organizations and/or Product Management Business and customer focused with emphasis on seeing the big picture and making decisions
Strong technical leadership skills, able to understand, support and challenge the technical issues facing your team of product developers
Knowledge and experience of R&D processes, including lean & agile practices
Ability to find and drive continuous improvement work
A genuine interest in people
Strong communication skills and a good relationship builder
Large degree of flexibility and willingness to take on different tasks
Excellent written and oral communications skills in English
Fully embrace the New Leadership Framework
"One Ericsson" mindset
Preferred competence/experience
Business and customer focused with a high accountability to deliver results
Strong experience in development initiatives in multi-site organizations or projects
Deep knowledge about ASIC and FPGA design and technology
The selection and interview process is ongoing. Therefore, send in your application in English as soon as possible.
Ericsson provides equal employment opportunities (EEO) to all employees and applicants for employment without regard to race, color, religion, sex, sexual orientation, marital status, pregnancy, parental status, national origin, ethnic background, age, disability, political opinion, social status, veteran status, union membership or genetics.
Ericsson complies with applicable country, state and all local laws governing nondiscrimination in employment in every location across the world in which the company has facilities. In addition, Ericsson supports the UN Guiding Principles for Business and Human Rights and the United Nations Global Compact.
This policy applies to all terms and conditions of employment, including recruiting, hiring, placement, promotion, termination, layoff, recall, transfer, leaves of absence, compensation, training and development.
Ericsson expressly prohibits any form of workplace harassment based on race, color, religion, sex, sexual orientation, marital status, pregnancy, parental status, national origin, ethnic background, age, disability, political opinion, social status, veteran status, union membership or genetic information.
Publiceringsdatum2019-12-12Så ansöker duSista dag att ansöka är 2019-12-22
Klicka på denna länk för att göra din ansökanAdressEricsson AB
Kistagången 6
16440 Kista
Omfattning Detta är ett heltidsjobb.
Arbetsgivare Ericsson AB (org.nr 556056-6258)
Kistagången 6 (
visa karta)
164 40 KISTA
Jobbnummer 4999057
Observera att sista ansökningsdag har passerat.